tomvita/Breeze-Beta beta82

on GitHub

Gen2 fork updated to v0.10

Now support two register access with left shift

Now memory address that is being access by instruction such as ldr w19, [x11, x8, lsl #2] will be available if enable_two_register is set to 1 in settings